**GS7166** 

#### **Features**

- Maximum 3A Low-Dropout Voltage Regulator
- Ultra Low Dropout Voltage
   Typically 240mV at 3A Output Current
- High Output Accuracy over Line, Load and Temperature
- Build-In Soft-Start
- Excellent startup under load from 0 to 3A
- Power-On-Reset Monitoring on Both V<sub>DD</sub> and V<sub>IN</sub> Pins
- Power-OK Output function
- Foldback over Current Protection and Thermal shutdown
- 0.1µA (typ) Shutdown Supply Current
- Low ESR Output Capacitor(Multi-layer Chip Capacitors (MLCC)) Applicable
- Vout Pull Low Resistance when Disable
- PSOP-8 \ TDFN10-3x3
- Green Product (RoHS, Lead-Free, Halogen-Free Compliant)

#### **Applications**

- Notebook PC Applications
- Motherboard Applications
- Low Voltage Logic Supplies
- Microprocessor and Chipset Supplies
- Graphic Cards
- Cordless phones

#### **General Description**

The GS7166 can deliver up to 3A of output current with a typical dropout voltage of only 240mV using internal n-channel MOSFETs. The linear regulator uses a separate VDD supply to power the control circuitry and drive the Internal n-channel MOSFETs. The output voltage is adjustable from 0.8V to the voltage that is very close to V<sub>IN</sub>.

The GS7166 allows the use of low-ESR ceramic capacitor as low as 10uF. Moreover the IC provides good performance on both line transient response and load transient response.

The GS7166 provides foldback over current limit and thermal shutdown to prevent the linear regulator from damage. Built-in soft-start minimizes stress on the input power source by reducing capacitive inrush current on start-up. During start-up, POK remain low until the output reaches 92% of its rating value.

The GS7166 is available in PSOP-8 TDFN10-3x3 package.

This document is GStek's confidential information. Anyone having confidential obligation to GStek shall keep this document confidential. Any unauthorized disclosure or use beyond authorized purpose will be considered as violation of confidentiality and criminal and civil liability will be asserted.

# **Typical Application**




Figure 1 Typical application of GS7166

## **Function Block Diagram**




Figure 2 Function Block Diagram

# **Pin Configuration**




Figure 3a PSOP-8 package





Figure 3b TDFN10-3x3 package

# **Pin Descriptions**

Pi	n No.	Name	I/O type	Pin Function
PSOP-8	TDFN10-3x3	Name	i/O type	First direction
1	5	POK	0	Open drain output. Setting high impedance once V <sub>OUT</sub> reaches 92% of its rating voltage
2	6	EN	IV.	Chip Enable (active high). The device will be shutdown if this pin is left open.
3	7,8,9	VIN	Ø <sub>I</sub>	Input Voltage. Large bulk capacitance should be placed closely to this pin. A 10µF ceramic capacitor is recommended at this pin.
4	10	VDD	l	Supply voltage for control circuit, VDD is recommend from 3V to 5V and should be 1.5V higher than the output voltage
5	<u> </u>	NC		Not connected
6	1,2,3	VOUT	0	Output Voltage. The power output of the device.
7	4	FB	I	Feedback Voltage. This pin is connected to the center tap of an external resistor divider network to set the output voltage as $V_{OUT} = 0.8(R1+R2)/R2$ .
8,9	11	GND	I	Ground.

Rev.:1.2 3 JUN-16

## **Ordering Information**



No	Item	Contents				
	Soft Start Time	Unmarked: Soft Start=1.5ms				
0 Soft Start Time		S: Soft Start=1ms				
1	Package	SO: PSOP-8(B)				
I	Fackage	TD: TDFN10-3x3				
2	Shipping	R: Tape & Reel				

Example: GS7166, Soft Start=1.5ms, PSOP-8(B) Tape & Reel ordering information is "GS7166SO-R"

**Absolute Maximum Rating (Note 1)** 

Parameter	Symbol	Limits	Units
Supply Voltage	V <sub>IN</sub>	-0.3 < V <sub>IN</sub> < 6	V
Control Voltage	$V_{DD}$	-0.3 < V <sub>DD</sub> < 6	V
Output Voltage	$V_{OUT}$	-0.3 < V <sub>OUT</sub> < 5	V
EN, FB, POK		$-0.3 < (V_{EN, V_{FB, V_{POK}}}) < 6$	V
Package Power Dissipation at T <sub>A</sub> ≤25°C	P <sub>D_PSOP-8</sub>	1333	mW
Package Power Dissipation at T <sub>A</sub> ≤25°C	P <sub>D_TDFN10-3x3</sub>	1670	mW
Junction Temperature	$T_J$	- 45 ~ 150	°C
Storage Temperature	T <sub>STG</sub>	- 65 ~ 150	°C
Lead Temperature (Soldering) 10S	T <sub>LEAD</sub>	260	°C
ESD (Human Body Mode) (Note 2)	V <sub>ESD_HBM</sub>	2K	V
ESD (Machine Mode) (Note 2)	V <sub>ESD_MM</sub>	200	V

### **Thermal Information (Note 3)**

Parameter	Symbol	Limits	Units
Thermal Resistance Junction to Ambient	θ <sub>JA_PSOP-8</sub>	75	°C/W
Thermal Resistance Junction to Case	θ <sub>JC_PSOP-8</sub>	12	°C/W
Thermal Resistance Junction to Ambient	θ <sub>JA_TDFN10-3x3</sub>	60	°C/W
Thermal Resistance Junction to Case	θ <sub>JC_TDFN10-3x3</sub>	5	°C/W

**Recommend Operating Condition (Note 4)** 

Parameter	Symbol	Limits	Units
Supply Voltage	V <sub>IN</sub>	1.0 < V <sub>IN</sub> < min{5.2V,VDD}	V
Control Voltage (Note 5)	$V_{DD}$	$3.0 < V_{DD} < 5.5$	V
Junction Temperature	TJ	- 40 ~ 125	°C
Ambient Temperature	T <sub>A</sub>	-40 ~ 85	°C

#### **Electrical Characteristics**

 $(V_{IN} = V_{OUT} + 0.5V, V_{EN} = V_{DD} = 5V, C_{IN} = C_{OUT} = 10uF, T_A = T_J = -40 \sim 125 °C)$ 

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Supply Voltage Section						
V <sub>DD</sub> Operation Voltage Range	$V_{DD}$	V <sub>DD</sub> Input Range, V <sub>OUT</sub> =V <sub>REF</sub>	3.0		5.5	V
V <sub>IN</sub> Operation Voltage Range	V <sub>IN</sub>	V <sub>IN</sub> Input Range, V <sub>OUT</sub> =V <sub>REF</sub>	1.0		min{5.2 V,VDD}	V
Quiescent current	IQ	$V_{DD}=V_{IN}=V_{EN}=5V,I_{OUT}=0A,$ $V_{OUT}=V_{REF}$		1.0	1.5	mA
VDD Input current	I <sub>VDD</sub>	$V_{DD}=V_{IN}=V_{EN}=5V$ , $I_{OUT}=0A$ , $V_{OUT}=V_{REF}$		1.0	1.5	mA
Control Input Current in Shutdown	I <sub>VDD_SD</sub>	$V_{DD} = V_{IN} = 5.0 \text{V}, I_{OUT} = 0 \text{A}, V_{EN} = 0 \text{V}$		0.1	12	uA
V <sub>DD</sub> POR Threshold	V <sub>DDRTH</sub>		2.4	2.7	3	V
V <sub>DD</sub> POR Hysteresis	$\sim$		0.15	0.2		V
V <sub>IN</sub> POR Threshold	V <sub>ÍNRTH</sub>		0.55	0.75	0.95	V
V <sub>IN</sub> POR Hysteresis			0.13	0.20		V
Output Voltage						
Reference Voltage	$V_{REF}$	I <sub>OUT</sub> =1mA, V <sub>OUT</sub> =V <sub>REF</sub>	0.784	8.0	0.816	V
Output Voltage Accuracy			-2.0		+2.0	%
Line Regulation (V <sub>DD</sub> )	$\triangle \ V_{\text{LINE\_VDD}}$	$V_{DD}$ =4V to 5V, $I_{OUT}$ =1mA, $V_{OUT}$ =V <sub>REF</sub> , $V_{IN}$ =2V		0.03	0.2	%
Line Regulation (V <sub>IN</sub> )	$\triangle V_{\text{LINE\_IN}}$	$V_{IN}$ =1.2V to 5V, $I_{OUT}$ =1mA, $V_{OUT}$ =V <sub>REF</sub>		0.01	0.1	%
Load Regulation (Note 6)	$\triangle V_{LOAD}$	I <sub>OUT</sub> =1mA to 3 A, V <sub>OUT</sub> =V <sub>REF</sub>		0.1	1.5	%
V <sub>OUT</sub> Pull Low Resistance		V <sub>DD</sub> =V <sub>IN</sub> =5.0V, V <sub>EN</sub> =0V		130		Ω


Rev.:1.2 5 JUN-16


#### 3A Ultra Low Dropout Linear Regulator

Dropout Vo	ltage						
Dropout Voltage		\/	V <sub>OUT</sub> =V <sub>REF</sub> , I <sub>OUT</sub> =2A		160	300	mV
(Note 7)	-	$V_{DROP}$	V <sub>OUT</sub> = V <sub>REF</sub> , I <sub>OUT</sub> =3A		240	380	mV
Protection							
Current Limi	t	ILIM	$V_{DD}=V_{IN}=V_{EN}=5V$ , $V_{OUT}=V_{REF}$		4		Α
Short Circuit	Current	I <sub>FOLDBACK</sub>	V <sub>OUT</sub> <0.2V		100		mA
	Thermal Shutdown Temperature		T <sub>J</sub> Rising		170		°C
Thermal Shutdown Returned Temperature				7	120		°C
Enable							
EN	Logic-Low Voltage		V <sub>DD</sub> =5V			0.6	V
Threshold	Logic-High Voltage		V <sub>DD</sub> =5V	1.2			<b>V</b>
EN Input Bia	s Current	I <sub>EN</sub>	V <sub>EN</sub> =5V		12	20	uA
Power Good	d						
PGOOD Rising Threshold			V <sub>REF</sub> Rising		92		%
PGOOD Hysteresis			V <sub>REF</sub> falling		8		%
PGOOD Sink Capability		05	I <sub>PGOOD</sub> =1mA		0.2	0.4	V
PGOOD Del	ay	No	-40°C ~125°C		1.7		mS

- Note 1. Stresses listed as the above "Absolute Maximum Ratings" may cause permanent damage to the device. These are for stress ratings. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may remain possibility to affect device reliability.
- **Note 2.** Devices are ESD sensitive. Handling precaution recommended.
- Note 3.  $\theta_{JA}$  is measured in the natural convection at  $T_A$ =25°C on a high effective thermal conductivity test board (4 Layers, 2S2P) of JEDEC 51-7 thermal measurement standard. The case point of  $\theta_{JC}$  is on the expose pad for PSOP-8 package.
- Note 4. The device is not guaranteed to function outside its operating conditions.
- Note 5. VDD should be 1.5V higher than the output voltage, VDD> 1.5V+Vout
- **Note 6.**Regulation is measured at constant junction temperature by using a 2ms current pulse. Devices are tested for load regulation in the load range from 1mA to 3A.
- Note 7. The Dropout voltage is defined as  $V_{\text{IN}}$ - $V_{\text{OUT}}$ , which is measured when  $V_{\text{OUT}}$  is  $0.98*V_{\text{OUT}(\text{NORMAL})}$ . The dropout voltage is measured at constant junction temperature by using a 2ms current pulse.

# **Typical Characteristics**





**Turn On from EN** 

# VEN POK

**Turn On from EN** 

 $V_{EN}=5V$ ,  $V_{OUT}=1.2V$ ,  $C_{OUT}=1000uF+10uF$ , no load


Ch1 1.00 V Ch2 500mV M1.00ms A Ch1 ✓ 980mV Ch3 500mV Ch4 500mA Ω

# Tek 停止 **VEN**


 $V_{EN}$ =5V,  $V_{OUT}$ =1.2V,  $C_{OUT}$ =10uF,  $I_{load}$ =3A


Ch1 1.00 V Ch3 500mV

Ch2 500mV M1.00ms A Ch1 J 980mV Ch4 1.00 A Ω



 $V_{EN}$ =5V,  $V_{OUT}$ =1.2V,  $C_{OUT}$ =10uF,  $R_{load}$  =0.4 $\Omega$ 







Green Solution Technology Co.,LTD.

Rev.:1.2 8 JUN-16


#### **Dropout Voltage vs. Output Current**




#### **Quiescent Current vs. Input Voltage**




#### **Quiescent Current vs. Temperature**




#### Shutdown Current vs. Input Voltage



#### **Dropout Voltage vs. Temperature**



#### **Output Voltage vs. Temperature**



Rev.:1.2 9 JUN-16

#### **Application Information**

#### **Enable**

The GS7166 has a dedicated enable pin(EN). When the EN pin is in the logic low ( $V_{EN}$ <0.6V), the regulator will be turned off, reducing the supply current to less than 1uA.

When the EN pin is in the logic high ( $V_{EN}>1.2V$ ), the regulator will be turned on and undergoes a new soft-start cycle. Left open, the EN pin is pulled down by a internal resistor to shut down the regulator.

#### Power-on-Reset

The GS7166 features a power-on-reset control through monitor both input voltages to prevent wrong operations. Only after the two supply voltages exceed their rising POR threshold voltages, the regulator is to be initiated and starts up.

#### POK

The POK pin is an open-drain output, and can be connects to  $V_{\text{OUT}}$  or other rail through an external pull-up resistor. As the output voltage arrives 92% of normal output voltage, an internal delay function starts to perform a delay time and then output the POK pin high to indicate the output is OK. As the output voltage falls below the falling Power-OK threshold or one of the two supply voltages falls below it's falling POR threshold, the POK pin will output low immediately without a delay time.

#### **Build-In Soft-Start**

An internal soft-start function controls rise rate of the output voltage to limit the current surge at start-up. The typical soft-start interval is about 1.5mS/1.0mS.

#### **Current Limit**

The GS7166 contains a foldback over current protection function. It allows the output current to reach the value of 4A. Then further decreases in the load resistance reduce both the load current and the load voltage. The main advantage of foldback limiting is less power dissipation in the pass transistor under shorted- load conditions. During startup, the current limit value is set to a high value, thus GS7166 can operate in full load condition. After startup, the current limit value is set to a normal value, so the pass transistor can be protected well.

#### Thermal-Shutdown Protection

Thermal Shutdown protects GS7166 from excessive power dissipation. If the die temperature exceeds 170°C, the pass transistor is shut off. 50°C of hysteresis prevents the regulator from turning on until the die temperature drops to 120°C.

#### **Output Capacitor selection**

The GS7166 is specifically designed to employ ceramic output capacitors as low as 10uF. Place the capacitors physically as close as possible to the device with wide and direct PCB traces. Capacitor ESR should be less than 50mohm.

#### Feedback Network

Figure 4 shows the feedback network. For Coption NC application, the suggested design procedure is to choose R2=100K $\Omega$ .

V <sub>OUT</sub>	R1(R2=100KΩ)	$C_OPTION$
0.8V ~ 3.6V	0 ~ 300 ΚΩ	NC

Table 1. R2=100KΩ

For R2>10K $\Omega$  application, the suggested design procedure is to choose table 2.

#### 3A Ultra Low Dropout Linear Regulator

V <sub>OUT</sub>	R1(R2=10KΩ)	C <sub>OPTION</sub>
0.8V ~ 1.6V	0 ~ 10 ΚΩ	470pF~1nF
1.6V ~ 2.4V	10 ΚΩ ~ 20 ΚΩ	100pF~500pF
2.4V ~ 3.6V	20 ΚΩ ~ 30 ΚΩ	20pF~300pF

Table 2. R2=10K $\Omega$ 




Figure 4 Feedback Network

#### Input Capacitor selection

Bypass VIN to ground with a 10uF or greater capacitor. Bypass VDD to ground with a 1uF capacitor for normal operation in most applications. Ceramic, tantalum or aluminum electrolytic capacitors may be selected for input capacitor. However ceramic capacitors are recommended due to their significant cost and space savings. Place the capacitors physically as close as possible to the device with wide and direct PCB traces.

#### Power Dissipation and Layout Considerations

Although internal thermal limiting function is integrated in GS7166, continuously keeping the junction near the thermal shutdown temperature may possibly affect device reliability. For continuous operation, it is highly recommended to keep the junction temperature below the maximum operation junction temperature 125°C for maximum reliability.

The power dissipation definition in device is:

$$P_D = (V_{IN} - V_{OUT}) \times I_{OUT} + V_{DD} \times I_{Q}$$

The maximum power dissipation can be calculated as:

$$P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$$

Where  $T_{J(MAX)}$  is the maximum operation junction temperature 125°C,  $T_A$  is the ambient temperature and the  $\theta_{JA}$  is the junction to ambient thermal resistance.

The thermal resistance  $\theta_{JA}$  for PSOP-8 package is 75°C/W on the standard JEDEC 51-7 (4 layers, 2S2P) thermal test board. The copper thickness is 2oz. The maximum power dissipation at  $T_A$  = 25°C can be calculated by following formula:

$$P_{D(MAX)} = (125^{\circ}C - 25^{\circ}C) / (75^{\circ}C/W) = 1.33W$$
  
(SOP-8 Exposed Pad on the minimum layout)

The thermal resistance  $\theta_{JA}$  of PSOP-8 is determined by the package design and the PCB design. Copper plane under the exposed pad is an effective heat sink and is useful for improving thermal conductivity. As shown in Figure 5, the amount of copper area to which the PSOP-8 is mounted affects thermal performance. When mounted to the standard PSOP-8 pad (Figure 5.a),  $\theta_{JA}$  is 75°C/W. Adding copper area of pad under the PSOP-8 Figure 5.b) reduces the  $\theta_{JA}$  to 54°C/W. Even further, increasing the copper area of pad to 70mm2 (Figure 5.c) reduces the  $\theta_{JA}$  to 49°C/W.




Figure 5 (a). Minimum Footprint,  $\theta_{JA} = 75^{\circ}\text{C/W}$ 




Figure 5 (c). Copper Area =  $70 \text{mm}^2$ ,  $\theta_{JA} = 49 ^{\circ} \text{C/W}$ Figure 5.  $\theta_{JA}$  vs. Different Cooper Area Layout Design

And Figure 6 shows a curve for the  $\theta_{JA}$  of the PSOP-8 package for different copper area sizes using a typical PCB with 2oz copper in still air.




Figure 6 θ<sub>JA</sub> vs. Copper Area

The maximum power dissipation depends on operating ambient temperature or fixed  $T_{J(MAX)}$  and thermal resistance  $\theta_{JA}$ . For GS7166 packages, the Figure 7 of derating curves allows the designer to see the effect of rising ambient temperature on the maximum power allowed.





Figure 7 Derating Curve for Packages

Rev.:1.2 JUN-16

### Package Dimensions, PSOP-8(B)



	O,		
	Symbol	Dimens Millim	
		Min.	Max.
	Α	1.30	1.80
	A1	ı	0.15
	A3	1.25	-
	b	0.31	0.51
X O'	С	0.17	0.25
	е	1.27	REF.
	D	4.70	5.10
<b>√</b>	E	3.80	4.00
	D1	3.1 F	REF.
<b>7,0</b>	E1	2.3 F	REF.
X .	Н	5.80	6.20
•	L	0.40	1.27
	θ	0°	8°


#### Note:

1. Min.: Minimum dimension specified.

2. Max.: Maximum dimension specified.

3. REF.: Reference. Normal/Regular dimension specified for reference.

#### Package Dimensions, TDFN10-3x3



A1		Note:The optional,but	configuration of the true of the configuration of t
Side view	x,	Mes	
	Symbol		sions in neters
		Min.	Max.
	Α	0.70	0.80
30,	A1	0.00	0.05
	A3		REF.
<b>100</b> ,	b	0.18	0.30
	е		REF.
	D	2.90	3.10
	E	2.90	3.10
	D1	2.30	
	E1		REF.
/ () <sup>*</sup>	L	0.30	0.50
X			

#### Note:

1. Min.: Minimum dimension specified.

2. Max.: Maximum dimension specified.

3. REF.: Reference. Normal/Regular dimension specified for reference.



Please read the notice stated in this preamble carefully before Admission e accessing any contents of the document attached. Admission of GStek's statement therein is presumed once the document is released to the receiver.

Notice:

Firstly, GREEN SOLUTION CO., LTD. (GStek) reserves the right to make corrections, modifications, enhancements, improvements, and other changes to its information herein without notice.. And the aforesaid information does not form any part or parts of any quotation or contract between GStek and the information receiver.

Further, no responsibility is assumed for the usage of the aforesaid information. GStek makes no representation that the interconnect of its circuits as described herein will not infringe on exiting or future patent rights and other intellectual property rights, nor do the descriptions contained herein express or imply that any licenses under any GStek patent right, copyright, mask work right, or other GStek intellectual property right relating to any combination, machine, or process in which GStek products or services are used.

Besides, the product in this document is not designed for use in life support appliances, devices, or systems where malfunction of this product can reasonably be expected to result in personal injury. GStek customers' using or selling this product for use in such applications shall do so at their own risk and agree to fully indemnify GStek for any damage resulting from such improper use or sale.

At last, the information furnished in this document is the property of GStek and shall be treated as highly confidentiality; any kind of distribution, disclosure, copying, transformation or use of whole or parts of this document without duly authorization from GStek by prior written consent is strictly prohibited. The receiver shall fully compensate GStek without any reservation for any losses thereof due to its violation of GStek's confidential request. The receiver is deemed to agree on GStek's confidential request therein suppose that said receiver receives this document without making any expressly opposition. In the condition that aforesaid opposition is made, the receiver shall return this document to GStek immediately without any delay.



# GStek 登豐微電子股份有限公司 Green Solution Technology Co., Ltd.

# **Product Marking Illustration**

Product N	ame	GS7166SO-R	Co	ntrol No.	MK-7166-SO8E-0-G-C
			Dat	e	2013/11/27
Package 1	Гуре	PSOP-8	Ма	rking Type	Laser
Marking L	ocation	Top side	Ма	rking Font	Arial
Note: 1. Laser  ABCD  NOPG  0123	fonts exam	GS XXXX	Stek S7166 XXXZM	Week Co	nde
XXXXXX	Lot No.		NA	NA	
Z	Control C	ode <u>Z</u> or 0~9 or <u>0</u> ~ <u>9</u> )			aution Technology
M	Manufact			o d	DCC Controlled S
					(A)



# GStek 登豐微電子股份有限公司 Green Solution Technology Co., Ltd.

# Date Code 對照表 Week Code (D)

D編碼規則說明: D 為週碼。

例:第5週編碼為:E

#### D週碼編碼規則

週數	Code	週數	Code	週數	Code	週數	Code
01	А	14	N	27	A	40	<u>N</u>
02	В	15	0	28	B	41	<u>O</u>
03	С	16	Р	29	<u>C</u>	<b>42</b>	<u>P</u>
04	D	17	Q	30	$\left( \begin{array}{c} \overline{\mathbf{D}} \end{array} \right)$	43	Q
05	Е	18	R	31	Щ	44	<u>R</u>
06	F	19	S	32	<u> </u>	45	<u>s</u>
07	G	20	TU.	33	<u>G</u>	46	<u>T</u>
08	Н	21	× -	34	<u>H</u>	47	<u>)</u>
09	I	22	V	35	<u>l</u>	48	<u>V</u>
10	J	23	W	36	<u>J</u>	49	<u>W</u>
11	K	24	X	)) 37	<u>K</u>	50	<u>X</u>
12	L	25	Y	38	<u>L</u>	51	<u>Y</u>
13	M	26	<b>Z</b> ))	39	<u>M</u>	52	<u>Z</u>

備註:"產品正印年週碼為製造日,與 Label 上之 Date Code 有差異。當同一週內生產相同產 以上,正印 Date Code 將會往前編碼,故與 Label 上之顯示 Date Code 有獨數差異。

**CC Controlled** 

